Jump to content

Recommended Posts

Posted (edited)
Unless you are going to say you will hang one off the fpga, then 4 off that, then... dont say youre going to do that :)

 

Yeah that was the plan, LOL.

At the risk of sounding ignorant, whats wrong with doing that?

Digital Logic is all about chaining NAND and NOR gates with each other, a 3 way NAND gate is just 2 NAND gates chaind with an INVERTER.

 

As for LED's and back lit buttons maybe and independent power supply and transistors triggered by a digital signal? ideas?

 

The FPGA won't only be a mux, but a register to hold the switch states until the MUX picks up a change in one. And I'm really want to minimise the code off chip to talk to Helios, so it will transcribe and output code directly to DCS or Helios, that either will instantly recognise.

 

----------------------------------------------------------------------------------------------------------------------------------------------------------

@ metalnwood >>

 

^^^ that the kind of post i love to see, lots of option for me to choose from, i love it 8D ^^^

Edited by Jasper2610

TehgRa (n-TehgRa-tea)

Posted
Yeah that was the plan, LOL.

At the risk of sounding ignorant, whats wrong with doing that?

 

Nothing, you will have to do it that way because you are only using a single controller. I just think that single controller and then the plumbing required to share the lines is more complicated than it needs to be for this kind of thing. Some of that may be because I don't have a working knowledge of vhdl and what you have to do to make it work.

 

 

Actually, looking it again it seems that those chips can be run without daisychaining them using 4+n pins where the other is the common.

 

 

As for LED's and back lit buttons maybe and independent power supply and transistors triggered by a digital signal? ideas?

 

There are other led drivers about that can carry the current to power the leds so that you don't need to implement transistor switches if you dont want to.

 

The FPGA won't only be a mux, but a register to hold the switch states until the MUX picks up a change in one. And I'm really want to minimise the code off chip to talk to Helios, so it will transcribe and output code directly to DCS or Helios, that either will instantly recognise.

 

 

Gadroc hasn't yet published how the output from helios to other devices will work but it sounds like it will not be too far away.

 

If you talk directly to DCS you will need onboard ethernet or some other software on the pc to do what helios is doing.

Posted

yeah cool mate, sound like Helios is going to be a good option, and thats all i'll need on the PC. Once it's finished i'll setup the high level end of th FPGA to talk to it.

 

Sound like you got me going in a good direction ;)

TehgRa (n-TehgRa-tea)

Posted

Looks good to me but I can't really see the green text for what is wired up to what.

 

I assume that the common input/output is the line going back to the main chip from all the others and that E are the lines coming from the bottom 16 multiplexers to the first, only 1 high at a time?

Posted

You got it.

 

The only thing i just realised is that the enable is LO activated so i need a few NOT gate chips after the MUX in the middle controlling the enable of the bottom MUX's. Also needs a GND.

TehgRa (n-TehgRa-tea)

Posted

I've setup an area over at scsimulations to work on a common hardware solution. I'm calling it Eos and I want to make it an open standard for how to interface panel control boards to the computer.

 

I'm prototyping the initial interface board right now and working on getting firmware ready for it. I also have a working framework for quickly building out IO Boards based on a bare bones Arduino board. I will be putting up a subversion system with a library for bus communications, LED dimming, Stepper control and more as it develops. I'll be documenting it as a API for hardware interface on the computer side (Raw HID protocol) and a set of wire standards for communicating between interface and controller.

 

It's still early stages but I will be fleshing it out and posting my current schematics and eagle files shortly.

 

Eos Description

Eos Forums

  • Recently Browsing   0 members

    • No registered users viewing this page.
×
×
  • Create New...